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Abstract—This paper presents the design of a wideband (50-
350 MHz) low noise amplifier (LNA), employing a bandwidth
constrained noise figure optimization technique targeted for a low
frequency band Square Kilometer Array radio telescope. In this
application, noise figure and power consumption optimization is
crucial. In fact, the LNA optimization and analysis considers the
effect of the induced gate noise in the MOS devices. The LNA
is designed in a standard 0.18 m CMOS process and provides
a forward gain higher than 30 dB across the whole bandwidth,
with a noise figure of less than 0.65 dB while consuming 72 mW
from a 1.5 V supply.
Index Terms—Low noise amplifier (LNA), wideband, noise
figure, radio astronomy.
I. INTRODUCTION
Amongst the common demands of current radio frequency
and microwave applications, one finds the need for light
weight, low power consumption and low cost with increased
functionality, frequency of operation and component integra-
tion. Research and development programs involving telemetric
systems are definitely a major driving force in this area. One
such program is the Square Kilometer Array (SKA). It is an
international effort to build a low noise and highly sensitive
radio telescope with an effective collecting area of 1 km2,
which is spread over an entire continent as in Australia, or
over several countries as in Africa. It is part of a quest to
build an advanced radio telescope that will allow to conduct
more in-depth studies of the universe [1].
The low noise amplifier (LNA) is a fundamental building
block, whose performance in terms of noise figure (NF),
gain and power consumption, affects the overall performance
of the radio telescope receiver. Due to the large number of
receivers required by SKA, developers are in need of an
inexpensive and low power LNA design, which is also robust
to process and temperature variations. This work presents the
design and optimization of a wideband single ended LNA,
employing a bandwidth constrained NF optimization technique
targeted for the low frequency band SKA radio telescope array,
whose aim is to investigate the Early Universe and transient
sources [1]. Given the need of a high sensitivity telescope,
the equivalent noise temperature of the front-end circuitry has
to be greatly minimized. For frequencies above 200 MHz,
an equivalent noise temperature of around 50 K is required
(this is equivalent to a NF of 0.7 dB). Apart from that, since
the sky noise is limited at this band, a high gain is also
strongly desirable. For frequencies below 200 MHz, where
the Galactic radiation is dominant, one can relax the noise
figure to more than 0.7 dB [2]. Given that the radio telescope
will be detecting signals of very small magnitude, the linearity
of the LNA does not need to be very high. In addition, SKA
requires cost-effective mass-production circuitry with minimal
power consumption. In order to satisfy the aforementioned
considerations for the low frequency band SKA application,
the LNA proposed in this work targets the specifications
summarized in Table I.
TABLE I: Low-band single-ended LNA specifications
Specifications Values
Frequency 50-350 MHz
Noise figure < 0.7 dB
Return loss -10 dBmax
Gain 40 dBmax
IP1dB -30 dBmmin
Power consumption < 100 mW
Although SKA demands for a differential topology, the
aim of this work was to investigate the viability of the
strategy proposed in [3] for the design and optimization of
a single ended LNA in a standard 0.18 m technology, as
a cheaper alternative to more expensive BiCMOS or III-V
semiconductor solutions. As reported in [4], [5] the noise
figure of a differential LNA would be slightly degraded when
compared to its single ended counterpart, for the same power
consumption. This is due to the additional noise from the tail
biasing circuit. This degradation can be limited by a proper
high common-mode rejection LNA design and consuming
some extra power whilst remaining within the specifications
presented in Table I.
II. LNA ARCHITECTURE
Apart from a low NF, a high gain, adequate linearity and
low power consumption, a wideband LNA requires a well
defined resistive input impedance over the entire bandwidth.
A number of LNA topologies provide a reasonably broadband
50 
 termination by employing resistive matching networks
(such as the common source LNA with shunt input resistor
and the shunt-series resistive LNA) at the cost of a high
NF response, due to the fact that the resistors add their
Fig. 1: Schematic circuit diagram of the designed wideband CMOS LNA.
own thermal noise [5]. In this work, the inductive source
degenerated topology is adopted since it may provide a much
lower NF than its resistive based counter designs. Fig. 1 shows
the schematic diagram of the proposed three stage LNA. The
first stage is a cascode common-source (CS) amplifier with
inductive source degeneration. The second stage is a cascode
CS amplifier used to boost the overall gain, whereas the output
stage is a common-drain amplifier used as a buffer to provide
a broadband 50 
 output termination.
The inductive source degenerated amplifier is widely used
in narrowband designs. This work, adopts the wideband input
matching design procedure of an inductively degenerated
LNA [4]. The strategy consists of inserting a capacitor CL,
between the two transistors of the cascode configuration (M1
and M2) together with a parallel inductor RFCHOKE to
provide a dc path. Two resonant networks appear at the input
impedance of the LNA [4]: the equivalent input impedance of
the narrowband amplifier, Zgs, and a Cgd dependent network
which resonates at a much lower frequency than that of
Zgs. Since the two networks resonate at different frequencies,
their combined effect provides a constant broadband input
impedance. CL only influences the input impedance match
while the NF remains unaffected [3]. This enables to control
the input impedance for best NF at the high band defined
by Zgs, while providing adequate impedance matching over
the entire bandwidth.The input impedance of the LNA, Zgs is
given by [4]:
Zgs  1
jwCgs
+
Ls1gm
Cgs
+ j!(Ls1 + LG) (1)
and the admittance due to the feedback action of CL is
Ygd  j!Cgd + Cgdgm;eff=CL (2)
where gm;eff = gm=(1 + j!Ls1gm) is the effective
transconductance of a source degenerated transistor.
The procedure starts with a narrowband design at 350 MHz
while having a very large CL (acting as an ac short circuit)
and setting the quality factor of the input network (Qs) to
provide a 300 MHz bandwidth. Then, CL is reduced to 60
pF in order to provide an adequate input match towards the
middle of the operating bandwidth. One must note that the
inductive source degenerated topology is sensitive to the gate
induced current noise. If the design disregards the gate induced
current noise, even with a high Qs, the LNA noise will be
dominated by the gate induced current noise. Therefore, the
proposed design approach takes into consideration the parasitic
resistance of both the gate inductor LG and the gate resistance
of the driving transistor M1. Inductors LD1 and LD2 apart
from setting the gain of the cascode amplifiers, provide a
dc biasing path for transistors M1, M2, M3 and M4. The
second cascode amplifier stage provides adequate isolation
between the input and output of the LNA. Resistors RD1, RD2
and RD3 were included to guarantee stability and provide a
flat wideband gain response. The inductor LS2 was added to
enhance the stability of the second stage of the LNA. The
introduction of a capacitance CEX , in parallel to the gate-to-
source capacitance Cgs of transistorM1, effectively decouples
Qs from Cgs thus providing an additional degree of freedom
to adjust Qs according to the required bandwidth whilst still
achieving an optimized noise constrained design [6].
III. LNA OPTIMISATION AND DESIGN
Since the LNA shown in Fig. 1 is a multistage amplifier
it can be considered as a cascaded system whose NF can be
estimated using (3) [5].
F = F1 +
F2   1
G1
(3)
The LNA is designed so that the NF of the second stage
amplifier F2, is effectively reduced by the gain G1 of the first
stage amplifier. So, in order to achieve an overall low NF, G1
was maximized by setting LD1 = 100 nH (to be implemented
as an off-chip component) whilst limiting F1, which is mainly
dependent on the losses of the input matching network and the
noise components of the driving transistor M1. So, the gate
resistance Rgfet of the driving transistor M1 given by (4) [4],
[7].
Rgfet =
RsqCoxW
2
f
(18Cgs)
(4)
where Rsq is the sheet resistance of the polysilicon layer,
Cox is the gate oxide capacitance per unit area and Wf is
the width of a gate finger and the loss of the gate inductor
LG were taken into consideration. Due to its required size,
LG is composed of both a spiral inductor (23 nH) and a
bondwire inductor (2 nH). The total parasitic resistance Rg
at the transistor gate given by (5) can be expressed in terms
of Qs, the quality factor of the bondwire inductor Qbw and
the quality factor of the spiral inductor Qind [4].
Rg =
1
w0Ct
  w0RsCtgm +RgfetQind +Rbw(Qind  Qbw)
(Qind   w0Ctgm )
(5)
The bandwidth constrained NF optimisation technique [3] is
applied to the source degenerated amplifier (stage 1) in order
to provide the required termination over the entire bandwidth
while achieving a low NF response and consuming a limited
amount of power. A set of equations, which relate these design
criteria, to the circuit components and parameters are used.
Through these equations, the optimisation process provides
the transistor size, its required biasing and the value of any
additional component such as CEX . The following is the
summary of the main equations considered in the optimization.
A fundamental parameter in this optimisation process is Qs,
which is given by (6).
Qs =
1
wCtRs
(6)
where Ct = CEX + Cgs is the total capacitance between
the gate and the source of M1. Now, it can be shown that
for the input return loss to be less than -10 dB across the
specified bandwidth (! = wH   wL), where !H and !L
are the upper and lower band frequencies respectively, the 3
dB bandwidth must be at least 50% larger than ! [8]. Thus
for a bandwidth of 300 MHz, Qs was set to 0.293 according
to (7), where w0 =
p
!H!L [4].
Qs =
2w0
!
(7)
By using an ac small signal model of the source-degenerated
cascode amplifier, an expression for its NF is given in (8) and
(9) [9].
F =
R
Rs
(1 +
 

w20
!2T
R gm) (8)
 = 2C2gs
(1 +Q2s)
(5C2t )
+ 1  2j c j
s

(5)
Cgs=Ct (9)
where ,, c are process dependent noise parameters [5],
R = Rs + Rg,  = gm=gdo, !T = gm=Ct, gm is the
transconductance of transistor M1 and gdo is the conductance
of M1 when Vds = 0. The noise contributions of the gate
inductor parasitic resistance and the gate finger parasitic resis-
tance together with the intrinsic transistor noise are accounted
for in (8) and (9). Note that the gate-to-drain capacitance of
M1 is not taken into consideration.
From [7], the power consumption PD can also be related
to Qs by expressing it through Cgs as given by (10).
PD =
3Vddsat(Qex  Qs)
2!0 Rs Qs QexL
(
V 2od
Vod + LEsat
) (10)
where Qex = (!0 Cex Rs) 1, Esat is the saturation
velocity field strength, and Vsat is the saturation velocity. The
optimization process, which was performed via a MATLAB
script, consists in fixing certain design parameters such as
the overall gain, PD (power consumption), Qind, Qbw and
bandwidth whilst searching for a range of values for the
overdrive voltage Vod and CEX which minimize the NF as
governed by (4) and (5). The optimization process gave a value
of Vod = 0:15 V , CEX = 2 pF and a transistor width (M1)
of 5000 m to be implemented as a multi-finger transistor
with 600 unit cells. The optimization process targeted for the
best gain and noise performance through adequate sizing of
transistor M1. Due to the required operating frequency range,
the limited quality factor performance and integrability of the
on-chip inductors, most of the inductors required in this design
will be implemented as either external inductors with a Qind
of 170 [10] or bond wires with Qbw of 30.
IV. SIMULATION RESULTS
The following simulation results were obtained using the
AMS CMOS 0:18 m technology kit on Cadence Spectre.
Noise contributions from both the passive and the active
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Fig. 2: Variation of the LNA noise figure across the specified bandwidth for
three different operating temperatures.
devices were considered in the simulations. The bond wire,
external and spiral inductors are modeled as an inductor in
series with a loss resistance defined by their respective quality
factor. The three stage wideband LNA shown in Fig. 1,
operates at a low supply voltage of 1.5 V with a current
consumption of around 48 mA at a temperature of 27C,
including the output buffer stage.
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Fig. 3: Simulated two-port s-parameters of the LNA.
Fig. 2 presents the variation of its NF across the 50-
350 MHz bandwidth at different operating temperatures. Noise
contributions from both the passive and the active devices were
considered in the simulations. For most of the frequency range,
the NF is around 0.3 dB but this is degraded to 0.65 dB close
to the 50 MHz region due to the frequency response of the
amplifier. Fig. 3 presents the simulated two-port s-parameters
of the LNA, indicating an adequate input return loss of less
than -10 dB and an output return loss of less than -20 dB
across the desired bandwidth. An almost flat gain of more
than 30 dB was achieved and as expected a good reverse
isolation (S12) is provided by means of the cascoded amplifier
topology. Fig. 4 shows the noise figure bandwidth constrained
optimization as a function of CEX and Vod at 350 MHz.
An input referred 1 dB compression point of  18 dBm,
was simulated. The results discussed above, all lie within the
single-ended LNA specifications given in Table I and it seems
promising to investigate a fully differential topology for the
SKA application.
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Fig. 4: Noise figure bandwidth constrained optimization as function of CEX
and Vod.
In order to ensure that the designed multi-stage LNA is
stable, the overall stability and that of each stage were tested
accordingly using the Rollett stability criteria (K-factor) [11].
All the critical components of the LNA, such as the resistors
and transistors, were adjusted in order to achieve an uncondi-
tionally stable frequency response for the LNA. As one may
note from Fig. 5, each stage of the LNA exhibits a K-factor
which is larger than 1 and a B larger than 0 over a large
frequency span.
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Fig. 5: Simulation results of the stability factor of the first stage, second
stage and the over all performance of the LNA.
Table II summarizes the simulation results of the designed
LNA and compares it to the simulated performance of another
low frequency band SKA LNA implemented in a pHEMT
technology. The proposed LNA exhibits a good performance
while being implemented in a cheaper technology.
TABLE II: Comparison of single-ended Low-band SKA LNAs
Reference This work [12]
Technology 0:18 m CMOS pHEMT
Frequency (MHz) 50-350 70-450
NFmax (dB) 0.32 0.2
S11 (dB)   10   4:5
S22 (dB) <  20 <  15
Gain (dBmax) 38 38
IP1dB (dBm)  18  
Pdc (mW) 72 72
V. CONCLUSION
The design and simulation of a 0:18 m CMOS low
noise amplifier for a wideband LNA, based on bandwidth
constrained noise figure optimisation of an inductively de-
generated cascode amplifier topology, was presented. This
wideband LNA exhibits a forward gain (S21) of more than
30 dB over the entire bandwidth with a maximum value of
38 dB, while consuming only 72 mW from a 1:5 V supply.
Simulation results show a NF value of 0:65 dB at around
50MHz was achieved, whereas the NF falls to around 0:3 dB
at the high end of the operating band. Adequate wideband
impedance matching, provides an input reflection loss (S11)
of less than  10 dB and an output return loss (S22) of less
than  20 dB across the whole band (50 MHz to 350 MHz). A
simulated input referred 1 dB compression point of  18 dBm
was achieved.
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